

# Nanoelectronics: Device Physics and Fabrication Technology



**Mark C. Hersam**  
**Professor**

Department of Materials Science and Engineering  
Northwestern University, Evanston, IL 60208-3108


Ph: 847-491-2696, [m-hersam@northwestern.edu](mailto:m-hersam@northwestern.edu)

<http://www.hersam-group.northwestern.edu/>


**“640K ought to be enough for anybody”**

**- Bill Gates, 1981**

# Moore's Law



Intel Co-Founder  
Gordon E. Moore




“Cramming More Components Onto Integrated Circuits”


Author: Gordon E. Moore

Publication: Electronics, April 19, 1965

## The First Planar Integrated Circuit, 1961




**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**




**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**






**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**

# IC Manufacturing Approach: Lithography



G. D. Hutcheson, *et al.*, *Scientific American*, **290**, 76 (2004).

# Typical Lithographic Process Flow



G. D. Hutcheson, *et al.*, *Scientific American*, **274**, 54 (1996).

# Lithography Yield



NOTE: Typical fabrication facilities (fabs) have product yields  $> 95\%$   
→ Lithography yield per step  $> 99\%$

**Lithography is 90% of the production cost in modern day fabs**

G. Timp, *Nanotechnology*, Chapter 4




# Lithography Areal Throughput

## Phenomenological Relationship:

$$\text{Resolution } (\text{\AA}) \sim 23A_t^{0.2}$$


( $A_t$  = areal throughput in  $\mu\text{m}^2/\text{hr}$ )

This phenomenological relationship is essentially true over **18 orders of magnitude** in throughput!



G. Timp, *Nanotechnology*, Chapter 4

# Lithography Pathways




Pathways from pattern design to pattern transfer:

- (1) Can be direct (e.g., e-beam or ion beam lithography)
- (2) Usually a 2 step process
  - (A) Generation of mask
  - (B) Transfer of its pattern to a large number of substrates

R. Waser (ed.), *Nanoelectronics and Information Technology*, Chapter 9

# Masking Methods



R. Waser (ed.), *Nanoelectronics and Information Technology*, Chapter 9

# Limitations of Optical Lithography

Minimum feature size =  $k\lambda/\text{NA}$

where  $k$  = proportionality factor

(typically 0.5 for diffraction limited systems)

$\lambda$  = wavelength

NA = numerical aperture =  $\sin \alpha$

( $2\alpha$  = acceptance angle of lens at point of focus)

→ measure of light gathering power of lens

However, depth of focus =  $\lambda/(\text{NA})^2$

→ important because wafers are not flat

Increasing NA is not the answer → reduce  $\lambda$  to reduce feature size




# Deep Ultra-Violet Lithography

Deep UV → Excimer Laser Sources:

XeF → 351 nm	}	Fused silica / quartz optics
XeCl → 308 nm		
KrF → 248 nm		
ArF → 193 nm	}	CaF optics → difficult to grind and polish due to hygroscopic (water-absorbing) properties
F <sub>2</sub> → 157 nm		

## Phase Shifting Masks



→ Minimizes diffraction effects but complicates mask making

R. Waser (ed.), *Nanoelectronics and Information Technology*, Chapter 9

# Extreme Ultra-violet Lithography

(a.k.a., soft x-ray lithography)

- Developed at Sandia National Laboratory in 1996
- EUV source based on a plasma created when a laser is focused on a beam of Xe gas clusters expanding at supersonic speeds
- $\lambda \sim 10$  nm

NOTE: At short  $\lambda$ , optical materials are highly absorptive


- Reflective optics (e.g., Bragg reflectors)
- Thin, defect-free masks

e.g., at  $\lambda = 13$  nm, reflector consists of 40 layer pairs of Mo and Si with 7 nm periodicity per layer pair



## EXTREME ULTRAVIOLET LITHOGRAPHY

LENSES, which are used in conventional lithography systems, would absorb the extreme ultraviolet light required for patterning features smaller than 50 nanometers. As a result, lithography systems may soon use multilayer mirrors instead of lenses to focus extreme ultraviolet radiation from a plasma and to reduce the size of the image projected from the mask. This illustration is based on one of the design concepts under consideration by the Dutch manufacturer ASML.

1 Laser emits infrared light that interacts with a xenon spray to create a plasma that generates radiation of many different wavelengths



2 Curved and rectangular multilayer mirrors focus a selected wavelength and direct it toward the mask




**MULTILAYER MIRROR**  
Each layer reflects only a small amount of the light hitting it. Yet the cumulative effect of the many layers is sufficient to create an effective reflector.

3 The chip pattern is projected off the mask toward circular multilayer mirrors that reduce the image to a quarter of its original size before it is scanned across the wafer in a series of steps to create multiple chips

G. D. Hutcheson, *et al.*, *Scientific American*, **290**, 76 (2004).




Depth of focus is less of an issue at short wavelengths  
 → high aspect ratio resist profiles are possible with EUV



G. Timp, *Nanotechnology*, Chapter 4

Example of resist patterned with EUV lithography:




G. Timp, *Nanotechnology*, Chapter 4

# X-Ray Lithography

- $\lambda = 1 \text{ nm}$  BUT resolution =  $k(\lambda g)^{1/2}$   
where  $g$  = size of gap between mask and substrate  
(tends to be 5 – 40  $\mu\text{m}$  in production)
- Therefore, resolution = 0.07 – 0.2  $\mu\text{m}$  for  $\lambda = 1 \text{ nm}$
- However, when contact printing is done in research environments, 30 nm resolution is achievable
- High aspect ratios are achieved in developed resists

Example of resist patterned with x-ray lithography:



R. Waser (ed.), *Nanoelectronics and Information Technology*, Chapter 9



# Established Advantages of X-Ray Lithography

- (1) Large depth of focus
- (2) Excellent resist profiles (pillars of resist)
- (3) Large process latitude
- (4) Linewidth independent of substrate topography or type
- (5) Relatively immune to low atomic weight contaminants

## Remaining Disadvantages of X-Ray Lithography

- (1) 1X mask technology (gold on 1 – 2  $\mu\text{m}$  thick silicon)  
→ Defects, aspect ratio, bending, and heating are problems
- (2) Source cost and/or complexity
- (3) Alignment/registration is nontrivial

To become a commercial success, x-ray lithography needs:

- (A) A mask → distortion free, inspectable, repairable
- (B) A resist → presently acceptable but could be improved
- (C) An alignment/registration system
- (D) An x-ray source → acceptable cost and throughput

# Ion Beam Lithography

- Typically, liquid metal (e.g., gallium) ions are used
- Ion projection lithography developed in the late 1970's
- Advanced lithography group → consortium of industry, government, and universities
- ALG-1000 → 20  $\mu\text{m}$  by 20  $\mu\text{m}$  fields at 3X reduction using 150 keV hydrogen ions → 0.1  $\mu\text{m}$  resolution

# Advantages of Ion Beam Lithography

- (1) Less long range scattering than electrons
- (2) Ion beams stay near initial trajectory
  - no dose adjustment for different patterns or substrates
- (3) Can directly write metal lines (focused ion beam)
  - suitable for mask repair



# Disadvantages of Ion Beam Lithography

- (1) Ions interact strongly with target causing:
  - (A) Ion mixing
  - (B) Amorphizing crystals
  - (C) Altered optical properties
  - (D) Implanted dopants
  - (E) Sputter etching
  
- (2) Ions are highly absorbed (typically within 10 nm)
  - Stencil type masks
  - The center of a ring falls out unless sub-resolution supports are used

# Electron Beam Lithography

- Very popular in research environments
- Used for mask making commercially
- $\lambda = h/(2mE)^{1/2} \rightarrow \lambda = 7.7 \text{ pm @ } 25 \text{ keV}$
- Typically, EBL is direct write  $\rightarrow$  serial (slow) process
- Projection EBL systems have been developed  
 $\rightarrow$  e.g., SCALPEL

(SCALPEL = Scattering with Angular Limitation  
Projection Electron-beam Lithography)


## Advantages of Electron Beam Lithography

- (1) High resolution → down to 5 nm
- (2) Useful design tool → direct write allows for quick pattern changes (no masks are needed)

## Disadvantages of Electron Beam Lithography


- (1) Cost (up to \$6 – 10 million for hardware)
- (2) Direct write has low throughput → slow and expensive

# Nanoimprint Lithography




R. Waser (ed.), *Nanoelectronics and Information Technology*, Chapter 9


## Nanoimprint Lithography Patterns



~20 nm pillars






~20 nm holes



~20 nm dots

P. R. Krauss, *et al.*, *Appl. Phys. Lett.*, **71**, 3174 (1997).

# Silicon MOSFET Geometry



MOSFET = Metal-Oxide-Semiconductor Field Effect Transistor




# Complementary MOS (CMOS)

\* Silicon is the most widely material for microprocessors and other logic circuitry because it can implement CMOS architectures

Simplest logic gate:  
INVERTER

$$V_{in} = V_{DD} \rightarrow V_{out} = 0 \text{ V}$$

$$V_{in} = 0 \text{ V} \rightarrow V_{out} = V_{DD}$$




S.-M. Kang and Y. Leblebici, *CMOS Digital Integrated Circuits*, McGraw-Hill Company (1996).

## Why CMOS?

- In steady-state, there is no path from  $V_{DD}$  to ground
- Consequently, power is only dissipated during switching  
(Note: power dissipation increases with speed)
- Without CMOS, power is dissipated when input is high:

$$V_{in} = V_{DD} \rightarrow P = V_{DD}^2/R$$

Highly integrated logic circuits require CMOS





S.-M. Kang and Y. Leblebici, *CMOS Digital Integrated Circuits*, McGraw-Hill Company (1996).

# Limitations of CMOS at the Nanoscale

(1) Statistical variations in dopants:

**Substrate:** Si(100), p-type, B-doped ( $\sim 0.01 \Omega\text{-cm}$ )  
**Processing:** 1.) Phos. predep @  $1000^\circ\text{C}$  for 10 min.  
2.) Phos. drive @  $1000^\circ\text{C}$  for 10 min.  
3.)  $\sim 1000^\circ\text{C}$  anneal in UHV for 1 min.



# Limitations of CMOS at the Nanoscale

(2) Gate oxide scales with channel length


(At  $\sim 1$  nm gate oxide thickness, large gate leakage current due to tunneling)

NOTE:  $C_{ox} = \epsilon_{ox}A/d_{ox}$

(Rather than decrease  $d_{ox}$ , increase  $\epsilon_{ox}$ )

→ High k dielectric materials

## High K for Gate Dielectrics



	90nm process	Experimental high-k
Capacitance	1X	1.6X
Leakage	1X	< 0.01X

Source: Intel

**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**




# Problems with High K Dielectrics

Two new interfaces:

- (1) Interface between high k dielectric and silicon needs to be as free of dangling bonds as possible
- (2) Interface between high k dielectric and poly silicon gate leads to two problems:
  - (a) Phonon scattering, which decreases speed
  - (b) Threshold voltage is pinned to high values

# Integrating High K Dielectrics with Metal Gate Electrodes



Replace poly Si with  
a metal gate whose work  
function minimizes Fermi  
level pinning

Different metals are required  
for NMOS and PMOS

Fig. 4 Defect formation at the polySi and high-K dielectric interface is most likely the cause of the Fermi level pinning which causes high threshold voltages in MOSFET (M = Zr or Hf).

R. Chan, "Advanced metal gate/high-k dielectric stacks for high-performance CMOS transistors," AVS 5th International Conference on Microelectronics and Interfaces, Santa Clara, California, March 1, 2004.

# Limitations of CMOS at the Nanoscale

(3) Interconnects scale with channel length


→ Higher  $J = I/A$ ,  $R = \rho l/A$

→ electromigration and other failure mechanisms

→ electromigration concerns motivated the switch from aluminum to copper interconnects

## Potentiometry of Nanowire Failure

### Evolution of nanowire failure:



Contact mode AFM potentiometry images: Wire width = 60 nm  
(Breakdown current density =  $3.75 \times 10^{12}$  A/m<sup>2</sup>).


M. C. Hersam, A. C. F. Hoole, S. J. O'Shea, and M. E. Welland, *Appl. Phys. Lett.*, **72**, 915 (1998).

# Limitations of CMOS at the Nanoscale

## (4) Hot electron effects

- As channel length decreases, E-field increases ( $E = V/l$ )
- “Hot electrons” desorb hydrogen at interface  
(replace with deuterium to increase lifetime)
- Alternatively, decrease  $V$  → implies tighter control of noise and device characteristics






**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**

# Limitations of CMOS at the Nanoscale

## (5) Interconnect cross-talk

- Capacitive coupling increases as spacing between interconnects decreases ( $C = \epsilon A/d$ )
- To decrease  $d$ ,  $\epsilon$  needs to be decreased
- Low-k dielectric materials (porous materials)

## 90 nm Generation Interconnects



Combination of copper + low-k dielectric now meeting performance and manufacturing goals


**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**

# Limitations of CMOS at the Nanoscale

## (6) Power Dissipation

- Although CMOS ideally has no steady state power dissipation, power is dissipated during switching.
- As clock speed and device densities increase, power dissipation increases
- Steady state leakage power is also increasing due to gate leakage current and leakage to substrate
- Gate leakage is minimized with high k dielectrics; substrate leakage is minimized with silicon-on-insulator


## Processor Power (Watts) - Active & Leakage



**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**



# Silicon-on-Insulator (SOI) Technology




G. Marcyk, "High performance non-planar tri-gate transistor architecture," Sept. 17, 2002.

# Limitations of CMOS at the Nanoscale

## (7) Operating speed


- Speed is limited by charging time (i.e.,  $RC$  time constant).
- Low- $k$  minimizes  $C$  and copper minimizes  $R$  for interconnects.
- Transistor speed is limited by carrier mobility
- Carrier mobility is enhanced by intentionally introducing strain into the channel.

# Transistor Strain Technologies



T. Ghani, et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," International Electron Devices Meeting, December 9, 2003.


# PMOS Strain Technology: Enhancing Hole Mobility Through Uniaxial Compressive Strain



Embedded geometry +  
compressive source/drain =  
Large uniaxial compressive strain

T. Ghani, et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," International Electron Devices Meeting, December 9, 2003.

# NMOS Strain Technology: Enhancing Electron Mobility Through Uniaxial Tensile Strain



Highly tensile silicon nitride capping film

T. Ghani, et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," International Electron Devices Meeting, December 9, 2003.




# Limitations of CMOS at the Nanoscale


## (8) Cost

- Revenues increase by  $\sim 16\%/year$
- Factory cost increases by  $\sim 19\%/year$
- Plus, advanced lithographies (e-beam, ion beam, X-ray, EUV) are currently more expensive than DUV lithography
- Costs are expected to rise more quickly than revenues in the future




# “Moore’s Law” for CMOS Economics





**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**




**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**

## New Materials and Device Structures Extending Transistor Scaling

*Changes  
Made*

Gate  
Silicide  
Added

Channel  
Strained  
Silicon



Transistor

*Future  
Options*

High-k  
Gate  
Dielectric

New  
Transistor  
Structure

**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**



## Start Dates for New Materials


Process Name	P856	P858	Px60	P1262	P1264	P1266	P1268	P1270
1st Production	1997	1999	2001	2003	2005	2007	2009	2011
Process Generation	0.25 $\mu$ m	0.18 $\mu$ m	0.13 $\mu$ m	90 nm	65 nm	45 nm	32 nm	22 nm
Wafer Size (mm)	200	200	200/300	300	300	300	300	300
Inter-connect	Al	Al	Cu	Cu	Cu	Cu	Cu	?
Channel	Si	Si	Si	Strained Si	Strained Si	Strained Si	Strained Si	Strained Si
Gate dielectric	SiO <sub>2</sub>	SiO <sub>2</sub>	SiO <sub>2</sub>	SiO <sub>2</sub>	SiO <sub>2</sub>	High-k	High-k	High-k
Gate electrode	Poly-silicon	Poly-silicon	Poly-silicon	Poly-silicon	Poly-silicon	Metal	Metal	Metal

*Introduction targeted at this time*      *Subject to change*

“Intel’s High-k/Metal Gate Announcement,” November 5, 2003.




## Tri-Gate Transistor Structure




**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**

# Fabricated Tri-Gate Transistor



G. Marcyk, "High performance non-planar tri-gate transistor architecture," Sept. 17, 2002.


# Complete Depletion of Tri-Gate Transistor



G. Marcyk, "High performance non-planar tri-gate transistor architecture," Sept. 17, 2002.



# Multi-Channel Tri-Gate Transistors Enable More Drive Current



G. Marcyk, "High performance non-planar tri-gate transistor architecture," Sept. 17, 2002.

## Technology Generations to Come

Double the Density  
Reduce Line Width by 0.7x

130nm→90nm→60nm→45nm→30nm→?

2 or 3 years between generations


∴

~10 ± 2 Years

**“No Exponential is Forever ... but We Can Delay ‘Forever’,”  
Gordon E. Moore, International Solid State Circuits Conference, Feb. 10, 2003.**




# Semiconductor Industry Roadmap



G. D. Hutcheson, *Scientific American*, April, 2004, p. 76.


# Nanoelectronic Alternatives

## Carbon Nanotube Transistors



*Nature*, **391**, 59 (1998).


## Molecular Electronics



*Sci. American*, **282**, 86 (2000).


**Resonant Tunneling Diodes, Single Electron Devices,  
Quantum Cellular Automata, Molecular Electronics, ...**

# Resonant Tunneling Diode



<http://courses.nus.edu.sg/course/phyweets/Projects99/Quantum>

# Negative Differential Resistance



<http://courses.nus.edu.sg/course/phyweets/Projects99/Quantum>

# Single Electron Devices

Coulomb Blockade: Suppression of electron tunneling to an island (0-D quantum dot) by a single electron charging energy

NOTE: Capacitor charging energy =  $Q^2/2C$

For a single electron  $\rightarrow e^2/2C$

Two Conditions for Coulomb Blockade:

(1) Thermal Fluctuations:  $e^2/C \gg kT$

(2) Heisenberg Uncertainty:  $\Delta E \Delta t \gg h$   
 $(e^2/C)(R_t C) \gg h \rightarrow R_t \gg h/e^2$




# Temperature Requirement for Coulomb Blockade

Temperature Condition for Coulomb Blockade:

To suppress thermal fluctuations,  $e^2/C \gg kT$

- For room temperature operation,  $C \sim 1 \text{ aF} = 10^{-18} \text{ F}$
- For  $C \sim 1 \text{ aF}$ , quantum dot dimensions  $\sim 1 \text{ nm}$
- Since it is challenging to fabricate down to  $1 \text{ nm}$ , most single electron devices only operate at low temperature


# GaAs/AlGaAs Single Electron Device




Top gates deplete 2-DEG, thus forming a quantum dot

# Coulomb Blockade I-V Characteristic

# Single Electron Transistor



# Single Electron Transistor



**Fig. 3.** A plot of: (a) charge; (b) number of electrons; and (c) conductance through a dot versus gate voltage.



# Single Electronics

## Benefits:


- (1) Low power since only one electron moves through the device
- (2) High device density is possible

## Problems:


- (1) Fabrication is difficult
- (2) Inherently slow since only one electron moves through the device  
→ Difficult to charge up capacitance at outputs (fan-out problems)
- (3) Interconnections

## Quantum Cellular Automata

Consider four coupled quantum dots:




If two electrons are injected into this cell, there are two possibilities that minimize electrostatic energy:



“0”


OR



“1”


## Quantum Cellular Automata

Adjacent QCA cells align to minimize electrostatic energy:



- If you switch the first cell, the other cells will follow
  - Information transfer without electron transfer
  - No interconnections are required between cells
- Intersecting QCA rows allow for logic and computation


# Quantum Cellular Automata



I. Amlani, *et al.*, *Science*, **284**, 289 (1999).

## Quantum Cellular Automata

- Although QCA minimizes the number of interconnections, it still suffers from the same thermal fluctuation problems as single electronic devices
- Consequently, QCA must be implemented at low temperatures or at molecular length scales:






BREAKTHROUGH OF THE YEAR


In 2001, scientists assembled molecules into basic circuits, raising hopes for a new world of nanoelectronics

## Molecules Get Wired




*Science*, **294**, 2442 (2001).

# Contacting Molecules with Break Junctions




M. A. Reed, *et al.*, *Science*, **278**, 252 (1997).

# Room Temperature Molecular Conduction



**Fig. 3.** A schematic of a benzene-1,4-dithiolate SAM between proximal gold electrodes formed in an MCB. The thiolate is normally H-terminated after deposition; end groups denoted as X can be either H or Au, with the Au potentially arising from a previous contact/retraction event. These molecules remain nearly perpendicular to the Au surface, making other molecular orientations unlikely (21).




**Fig. 4.** (A) Typical  $I(V)$  characteristics, which illustrate a gap of 0.7 V; and the first derivative  $G(V)$ , which shows a steplike structure. (B) Three independent  $G(V)$  measurements, offset for clarity, illustrating the reproducibility of the conductance values. The measurements were made with the same MCB but for different retractions/contacts and thus different contact configurations. Offsets of 0.01  $\mu\text{S}$  for the middle curve and 0.02  $\mu\text{S}$  for the top curve are used for clarity. The first step for these three measurements gives values of 22.2, 22.2, and 22.7 megohm (top to bottom); the next step gives values of 12.5, 13.3, and 14.3 megohm. The middle curve is the same data as in (A). (C) An  $I(V)$  and  $G(V)$  measurement illustrating conductance values approximately twice the observed minimum conductance values. Resistances of  $\sim 14$  megohm for the first step and 7.1 megohm (negative bias) and 5 megohm (positive bias) for the second step were measured.

M. A. Reed, *et al.*, *Science*, **278**, 252 (1997).




# Contacting Molecules with Nanoscale Pores



J. Chen, *et al.*, *Science*, **286**, 1550 (1999).

# Molecular Negative Differential Resistance




J. Chen, *et al.*, *Science*, **286**, 1550 (1999).



# Recent Molecular Electronics Research

Metal-Molecule-Metal Junctions:






*Sci. American*, **282**, 86 (2000).

**Recent results suggest that the contacts play a large – if not dominant role – in molecular electronic devices.**


*Science*, **300**, 1384 (2003).

# Semiconductor-Molecule-Metal Junctions



**Molecular Resonant Tunneling Diode (RTD):  
Negative Differential Resistance (NDR)**



# Styrene on the Si(100)-2×1 Surface




Individual styrene molecules are probed with the scanning tunneling microscope



N. P. Guisinger, *et al.*, *Nano Letters*, **4**, 55 (2004).

## I-V Curve for Styrene on n<sup>+</sup>-Si(100)






- Multiple NDR events.
- NDR is only observed at negative sample bias.
- Molecule is desorbed from the surface at positive bias.



# TEMPO on the Si(100)-2×1 Surface

TEMPO:

(2,2,6,6-tetramethyl-1-piperidinyloxy)




TEMPO resists electron stimulated desorption since it is a saturated hydrocarbon

N. P. Guisinger, *et al.*, *Nano Letters*, **4**, 55 (2004).




## I-V Curve for TEMPO on n<sup>+</sup>-Si(100)



- Multiple NDR events.
- NDR is only observed at negative sample bias.
- Shoulder is only observed at positive sample bias.

# Band Diagrams for Molecules on n<sup>+</sup>-Si(100)




**Equilibrium**

**NDR**

**Shoulder**

For p<sup>+</sup>-Si(100), the behavior should be qualitatively the same, except at the opposite bias polarity.

## NDR for TEMPO on p<sup>+</sup>-Si(100)



- Qualitatively similar behavior to TEMPO on n<sup>+</sup>-Si(100) except opposite polarity, as expected.

# Molecular Electronics


To become commercially viable, many obstacles must be overcome:

- (1) Macroscopic contacts, interconnections
- (2) Integration with conventional devices
- (3) Reliability
- (4) Reproducibility

→ Defect tolerant architectures and nanotube electronics help circumvent some of these problems

## A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology


James R. Heath, Philip J. Kuekes, Gregory S. Snider, R. Stanley Williams



J. R. Heath, *et al.*, *Science*, **280**, 1716 (1998).




## Electrical Properties of Graphite




P. G. Collins and Ph. Avouris, *Scientific American*, **283**, 62 (2000).

## Electrical Properties of Nanotubes




P. G. Collins and Ph. Avouris, *Scientific American*, **283**, 62 (2000).

# Nanotube Complementary Logic - Doping



V. Derycke, *et al.*, *Nano Letters*, **1**, 453 (2001).


# Nanotube Complementary Logic - Annealing



V. Derycke, *et al.*, *Nano Letters*, **1**, 453 (2001).



# Ambipolar Carbon Nanotube FET




**Fig. 1.** (A) Schematic diagram of the ambipolar s-SWNT device structure. (B) Electrical characterization of a typical ambipolar device. A plot of the drain current versus  $V_g$  for a grounded source and a small drain potential of 1 V is shown. The data indicate ambipolar behavior. (C) Plot of the drain current versus  $V_d$  for a grounded source and a gate potential of 5 V for the device used in the optical measurements. The inset shows the data on a logarithmic scale. (D) Calculated band structure for carbon nanotube FET devices with  $V_d = 4 \text{ V}$  and  $V_g$  halfway between the source and drain voltages.

J. A. Misewich, *et al.*, *Science*, **300**, 783 (2003).




## Infrared Emission from an Ambipolar Nanotube FET



**Fig. 2.** Optical emission from an ambipolar carbon nanotube FET detected with an IR camera. The upper plane is a color-coded IR image of the carbon nanotube FET. The contact pads and thin wires leading to the carbon nanotube channel are shown in yellow. The lower plane is the surface plot of the IR emission image taken under conditions of simultaneous  $e^-$  and  $h^+$  injection into the carbon nanotube. The emission was localized at the position of the carbon nanotube. **(Inset)** SEM showing the device structure in the region of the nanotube emitter.

J. A. Misewich, *et al.*, *Science*, **300**, 783 (2003).


## Electrical Properties of MWNTs




- MWNT bandgap is proportional to  $1/d \rightarrow$  At room temperature, MWNTs behave like metals since  $d \sim 10$  nm
- Only the outermost shell carries current in an undamaged MWNT

## Electrically Stressed MWNTs

Before Electrical Stress




After Failure



Experimental method: Monitor the current as a function of time while stressing the MWNT at a fixed voltage.


## Representative MWNT I-V Curve:



### Maximum current densities of potential interconnect materials:

- Metals:  $10^{10} - 10^{12} \text{ A/m}^2$
- Superconductors:  $J_c \sim 10^{12} \text{ A/m}^2$
- MWNTs:  $> 5 \times 10^{13} \text{ A/m}^2$


# Multiwalled Carbon Nanotube Failure



P. G. Collins, M. C. Hersam, M. Arnold, R. Martel, and Ph. Avouris, *Phys. Rev. Lett.*, **86**, 3128 (2001).




# Engineering Carbon Nanotubes Using Electrical Breakdown



P. G. Collins, *et al.*, *Science*, **292**, 706 (2001).

# Engineering Carbon Nanotube Circuits Using Electrical Breakdown



P. G. Collins, *et al.*, *Science*, **292**, 706 (2001).